Atomically precise donor-based quantum devices are a promising candidate for scalable solidstate quantum computing. Atomically precise design and implementation of the tunnel coupling in these devices is essential to realize gate-tunable exchange coupling, and electron spin initialization and readout. Current efforts in atomically precise lithography have enabled deterministic placement of single dopant atoms into the Si lattice with sub-nm precision. However, critical challenges in atomically precise fabrication have meant systematic, atomic scale control of the tunneling coupling has not been demonstrated. Here using a roomtemperature grown locking layer and precise control over the entire atomic-scale fabrication process, we demonstrate atomic-scale control of the tunnel coupling in atomically precise single electron transistors (SETs). Using the naturally occurring Si (100) 2×1 surface reconstruction lattice as an atomically-precise ruler, we systematically vary the number of lattice counts within the tunnel junction gaps and demonstrate exponential scaling of the tunneling resistance at the atomic limit. Using low-temperature transport measurements, we characterize the tunnel coupling asymmetry in a pair of nominally identical tunnel gaps that results from atomic scale variation in the tunnel junction and show a resistance difference of four that corresponds to half a dimer row pitch difference in the effective tunnel gap distances -the intrinsic limit of hydrogen lithography precision on Si (100) 2×1 surfaces. Our results demonstrate the key capability to do atom-scale design and engineering of the tunnel coupling necessary for solid-state quantum computing and analog quantum simulation.
Atomically precise silicon-phosphorus (Si:P) quantum systems are actively being pursued to realize universal quantum computation 1 and analog quantum simulation. 2 Persistent efforts in atomically precise fabrication using scanning tunneling microscopes (STM) have enabled deterministic placement of single phosphorus donors into silicon lattice sites with atomicprecision as well as spin initialization and read-out using deterministically placed phosphorus donor qubits. 3, 4, 5 Atomically precise control of the tunneling coupling strength is not only critical to successful spin-exchange operations in tunnel-coupled quantun dots and spin-selective tunneling for high-fidelity qubit initialization, read-out, and coherent manipulation in quantum computing, 6, 7, 8 but also essential in tuning the correlation phases in Fermi-Hubbard simulators. 2 STM-patterned tunnel junctions with Si:P nanogaps were first demonstrated by the Simmons' group. 9 Although STM-patterned tunnel junctions lack the degree of tunability of top-gate defined tunnel barriers in conventional semiconductor heterostructures, 10 it was shown by Pok 11 and Fuhrer et al. 12 that engineering the nanogap geometry, such as lead width and separation, can affect the tunnel barriers and the tunnel rates in STM-patterned devices: even a ~1 nm difference in the tunnel gap distance can drastically change the tunnel coupling and transport properties in atomically precise Si:P devices. 13 However, until now systematic control has not been demonstrated.
In this study, we overcome previous challenges by uniquely combining atomically abrupt hydrogen lithography (less irregular edges) 14, 15 with recent progress in low-temperature epitaxial overgrowth using a locking-layer technique to substantially reduce unintentional dopant movement. 16, 17, 18 These advances allow the first demonstration of the exponential scaling of the tunneling resistance on the tunnel gap distance at the atomic limit in a systematic and reproducible manner. We define the tunnel gaps with atomically abrupt edges using ultra-clean hydrogen lithography while utilizing the Si (100) surface reconstruction lattice to quantify the tunnel gap distances with atomic accuracy. We suppress unintential dopant movement at the atomic scale using an optimized, room-temperature grown locking layer, which not only locks the dopant position within lithographically defined regions during encapculation overgrowth but also improves device reproducibility by minimizing the impact of overgrowth temperature variations on dopant confinement profiles. 17 Furthermore, our recent development of a highyield, low-temperature method for forming ohmic contact to burried atomic devices enables robust electrcal characteriation of STM-patterned devices with minimum thermal impact on dopant confinement. 19 With improved capabilities to define and maintain atomically abrupt dopant confinement in silicon, we fabricated a series of STM-patterned Si:P single electron transistors (SETs), where we systematically vary the tunnel junction gap distance with atomic precision, and have used them to demonstrate and explore atomic-scale control of the tunnel coupling. Instead of geometrically simpler single tunnel junctions, we chose SETs in this study because observation of the Coulomb blockade signature is a direct indication that conductance is through the STM-patterned tunnel junctions. SETs are also essential building blocks for siliconbased quantum information (QI) processing, such as qubit state initialization and readout. The bright areas are STM-patterns where the hydrogen-resist has been removed, exposing the chemically reactive dangling bonds. The central device region shows a central island that is tunnel coupled with source and drain leads and capacitively coupled to two in-plane gates. Gate 2 is patterned with a deliberate shift towards the source electrode to allow tuning the tunnel coupling symmetry. A high-resolution STM image at the center region is overlaid on a large-scale lower-resolution STM image. (c) Atomic resolution STM image of an SET pattern (SET-C in Figure 2 ) where the tunnel gaps are defined with atomic precision. The imaged rows running from upper left to lower right are 2 × 1 surface reconstruction dimer rows on the Si (100) surface. The junction gap distance, , and junction width, , are marked in the image. The circle marks the image of a single dangling bond (DB). The STM image is taken at -2 V sample bias and 0.1 nA setpoint current. (d) An equivalent circuit diagram for the SET, where tunnel junctions are treated as a tunneling resistance and capacitance connected in parallel and the combined coupling of the two gates to the SET island is treated as a capacitor. (e) The energy diagram of an SET, where and are the chemical potentials of the source and drain leads respectively; ( ) is the chemical potential of the island that is occupied with excess electrons.
is the barrier height defined by the energy difference between the electrodes' Fermi levels and the conduction band edge of the substrate. We assume a rectangular barrier shape in this study. shows an STM image of the atomically precise central region of a typical SET device after hydrogen-lithography, but before phosphine dosing. P dopants only incorporate into the bright regions where the STM tip has removed H surface termination atoms and exposed chemically reactive Si-dangling bonds. We observe optimal atomically precise SET lithography by orienting the device in the [110] lattice direction and aligning the geometries at the critical device region (island and tunnel junctions) with the underlying surface reconstructed lattice. The Si (100) 2x1 surface reconstruction features dimer rows of pitch 0.77 that can serve as a natural "atomic ruler" allowing us to define the critical dimensions with atomic precision. (Figure 1 (c) ) The planar source and drain, island (quantum dot), and gates are saturation-dosed resulting in degenerate dopant densities over three orders of magnitude beyond the Mott metalinsulator transition. 21 The island is capacitively coupled to the two in-plane gates through an effective capacitance and to the source (drain) electrodes through tunnel barriers represented by a tunneling resistance ( ) and a capacitance ( ), where each resistance is coupled in parallel with its respective capacitance (Figure 1 (d) ). The gate voltages applied to both gates tune the local electrochemical potential of the island and modulate the source-drain current flowing through the central island. Single electrons tunnel sequentially through both barriers due to the electron addition energy (charging effect) on the island. 22 ( Figure 1 Table 1 . Critical dimensions of the hydrogen lithography patterns from the high-resolution STM images (shown in Figure 2 ), where tip convolution artifact has been corrected. The total pattern areas (in units of squares, or the length-width aspect ratio of the STM-patterned leads) from the source and drain leads between the two inner contact probes (see Figure 1 (a) ) are also given. The uncertainties in the number of squares is dominated by the uncertainty in the e-beam alignment between the electrical contacts and the STM-patterned contact pads. The right-most column of the table lists the measured total junction resistances ( + ), where corrections have been taken to eliminate contributions from the source and drain lead sheet resistance. The + for SET-B represents an ohmic resistance where the uncertainty is dominated by uncertainty in estimating the number of squares in the source/drain leads. The + for SET-C to SET-I represents tunneling resistances where the error bars include contributions from both the variation (one standard deviation) in the Coulomb oscillation peak height over the corresponding gating range (-200 mV to 200 mV, see Figure 3 (b)) from multiple gate sweeps and the uncertainty in the subtracted source and drain leads resistance. Figure 2 shows a series of STM images acquired following hydrogen-lithography with surface reconstruction dimer rows clearly visible. While attempting to keep lead width and island size identical, we systematically increase the number of dimer row counts within the tunnel junction gap starting from a continuous wire with zero gaps up to SET tunnel gap distances of ~16.2 dimer rows, covering a large range of SET device operation characteristics with respect to tunnel junctions used in QI applications. Because isolated single dangling bonds do not allow dopants to incorporate, we disregard them in quantifying the device geometry. We estimate the critical dimensions of the STM-patterned tunnel junctions in a SET from the STM topography images in Figure 2 , where the gap-distance, , is the average across the full junction width, , using both junctions. The junction width is the average over the island and the first 15 nm of the source and drain leads near the island. The hydrogen lithography and STM-imaging are carried out using different tips and/or under different tip conditions. To eliminate the effects of tip convolution in an STM image, we estimate the convolution-induced image-brodening, ∆ , from the difference between the imaged single dangling bond size, , (full-width at half maximum (FWHM)) and the size of a single dangling bond, 0 , where we have assumed 0 equals half a dimer row pitch. (see Figure 1 (c)). The image-broadening, ∆ = − 0 , is then used to correct the critical dimensions that are read out from the half-maximum height positions in the STM topography images. The critical dimensions after tip-convolution correction are summarized in Table 1 for all devices in this study. The uncertainty in the reported dimensions is given as one standard deviation in the distribution of measurement samples. In Figure 3 (a), the I-V characteristics of Wire-A exhibit Ohmic behavior with a 4-point resistance of 96.8 Ω. The inset shows a representative 2-point I-V characteristics (3.5 Ω) across an individual contact pad of a device. Detailed characterization of our high-yield, lowresistance electrical contacts to STM-patterned devices has been published elsewhere. 19 Considering the actual STM-patterned wire geometry (approximately 57 ± 4 squares between the e-beam patterned voltage contact probes, see Figure 2 (a)), this corresponds to a sheet resistance of 1.70 ± 0.15 Ω in the STM-patterned electrodes, in excellent agreement with previous results on metallically doped Si:P delta layers. 23 It should be noted that we are focused on optimized tunnel junction geometry and minimizing dopant movement during fabrication, which results in higher sheet resistance than is otherwise possible. 16, 17 Given the ultrahigh carrier density and small Thomas Fermi screening length 21 in this saturation-doped Si:P system and the relatively large island size 24 of the SETs, we treat the energy spectra in the islands and source and drain leads as continuous (∆ ≪ , where ∆ is the energy level separation in the island and source and drain reservoirs) and adopt a metallic description of SET transport. 22 The tunneling rates, Γ , , and the tunneling resistances, , = ℏ/(2 2 | | 2 ), across the source and drain tunnel barriers can be described using Fermi's golden rule, 25 where is the tunneling matrix element, , represents the initial and final density of states, ℏ is the reduced Plank's constant, and is the charge of an electron.
In the following, we show that the total tunneling resistance + of an SET can be extracted by measuring, at zero drain-source DC-bias, the peak amplitudes of the differential conductance Coulomb oscillations, as shown in Figure 3 ) represents the effective gating charge when the island Fermi level ( ) aligns with and . At low temperatures and in the metallic regime, ∆ ≪ ≪ , where = 2 / Σ is the charging energy, and Σ = S + D + G is the total capacitance (see Table S1 in the supplementary information), and assuming energy independent tunnel rates and density of states in a linear response regime, Beenakker and co-workers 26, 27 have shown that the peak amplitude of the zero-bias differential conductance oscillations in an SET reduces to the following temperature independent expression for arbitrary and values,
where and are conductances through the source and the drain tunnel barriers, is the density of state in the metallic island, and the density of states in the leads is embedded in the tunneling rates.
In Figure 3 (b) we observe Coulomb blockade oscillations in all SETs except SET-B. The absence of the Coulomb blockade effect in SET-B is straightforward to understand considering the decay of the electron wave function (on the order of the Bohr-radius) beyond the doped regions. The small gap distance (~7.4 dimer rows ≈ 5.7
) in SET-B is comparable to twice the Bohr radius, ~2.5
, of an isolated P atom in bulk Si, 28 indicating significant wavefunction overlap within the gap regions between the island and the source/drain reservoir. One of the fundamental requirements to observe the Coulomb blockade effect in an SET is to have the island sufficiently isolated from the source/drain reservoir ( , ≫ ℎ 2 ≈ 26 Ω) so a well-defined integer number of electrons can reside on the island. 25 Given that SET-B does not exhibit single electron tunneling behavior (Coulomb oscillations), we estimate the resistance at the junction gaps in this device using 4-point I-V measurement. As shown in Figure 3 (a), SET-B has a linear I-V behavior with the 4-point resistance of 136.7 Ω. Subtracting the resistance contribution from the source/drain leads (~74 squares) using the estimated sheet resistance (~1.7 Ω) from Wire-A, we obtain a junction resistance value of ~5.5 ± 4.5 Ω per junction in SET-B, which does indeed fall below the resistance quantum (~26 Ω), and explains the absence of Coulomb blockade behavior. We emphasize that, due to the absence of the Coulomb blockade effect, the estimated resistance at the junctions in SET-B is an ohmic resistance, which should not be confused with the tunneling resistance.
For the rest of the SETs, the measured peak amplitudes of the differential conductance Coulomb blockade oscillations decrease by more than three orders of magnitude as the averaged gap distances increase from ~9.5 to ~16.2 dimer rows (Figure 3 (b) ) Following Equation 1, we extract the total tunneling resistance, + , from the Coulomb oscillation peak heights. For accuracy, we also subtracted from + the contribution from the source/drain sheet resistance according to the number of squares in the source/drain leads (see Table 1 ). Figure 3 (c) summarizes the measured junction resistance values (after sheet resistance correction from the source and drain leads) as a function of the averaged gap distances. The tunneling resistance follows a clear exponential relationship with the gap distances. It has been found essential for capacitance modeling (See Table S1 in supplementary information) to add a lateral electrical seam 29 and a vertical electrical thickness 30 to the STM-patterned hydrogen-lithography geometry (Figure 2) to account for the Bohr radius and yield the actual "electrical geometry" of the device. We fit the tunneling resistance (multiplied by two to account for + ) from SET-B to SET-H as a function of the tunnel gap distance using the WKB method assuming a rectangular barrier shape. 31 (See supplementary information for detailed WKB formulation.) Due to the linear dependence of the WKB tunneling resistance on the tunnel junction cross-sectional area, we ignore the small variations in the STM-patterned junction width, , (see column 3 in Table 1 ) and adopt an averaged value of = 12 in the WKB simulation. We account for the "electrical geometry" of the devices by assuming an electrical thickness of = 2 , 30 while treating the lateral electrical seam width, , and the rectangular barrier height, , as fitting parameters. We obtain 100 ± 50 as the best-fit barrier height (uncertainty represents two ), which is in good agreement with the theoretically predicted range of Fermi levels below the Si conduction band edge in highly -doped Si:P systems, ~80 meV to ~130 meV, from tightbinding 30 and density functional theory 28 calculations. A similar barrier height value (~80 meV) has also been experimentally determined in a Fowler-Nordheim tunneling regime by Fuhrer's group using a similar STM-patterned Si:P device. 12 We obtain 3.1 ± 0.4 as the best-fit seam width (uncertainty represents two ), which is in good agreement with the Bohr radius of isolated single phosphorus donors in bulk silicon (~2. 5 ). 28 Using the best-fit seam width from the WKB simulation, we also find good agreement between the experimental and simulated capacitance values from the SETs. (see Table S1 in the supplementary information) Figure 3 (c) is a key result of this study, clearly demonstrating an exponential scaling of tunneling resistance to the atomic limit. In addition, we find that to obtain tunneling resistance values comparable to those reported in the literature from similar STM-patterned tunnel junctions, 9, 11, 32 we need to pattern our tunnel gaps with smaller gap distances in general. This further emphasizes the improved dopant confinement in the our STM-patterned devices. We highlight that the series of devices shown in Figure 2 were fabricated in series from two different UHV-STM systems. This is important as it further demonstrates atom scale control across similar but non-identical hardware platforms using the same nominal methods and processes.
In Figure 3 (c), it is notable that a change of only nine dimers gives rise to over four orders of magnitude change in the junction resistance. Increasing the gap distance over a small range (from ~7 dimer rows in the gap to ~12) dramatically changes the SET operation from a linear conductance regime to a strong tunnel coupling regime (at ~9 dimer rows separation) to a weak tunnel coupling regime. The first clear transition in operation regimes is seen between SET-B and SET-C. As noted in Figure 3 (b) , the device with the narrower gap (~7.4 dimers) shows no sign of Coulomb oscillations while SET-C with a gap of ~9.5 dimers shows differential conductance oscillations as the gate voltage is swept, resulting in a clear signature of Coulomb diamonds in its charge stability diagram, as shown in the upper panel of Figure 3 (d) . The relatively strong tunnel coupling at the ~9.5 dimer rows gap blurs the charge quantization on the island and introduces finite conductance within the Coulomb diamonds through higher order tunneling processes (co-tunneling) that involve two (or more) electrons. 33 By increasing the gap distance by another ~2 dimer rows, we increase the average tunneling resistance per junction by roughly one order of magnitude from ~57 Ω in SET-C to ~1.25 Ω in SET-F. This transitions the SET operation into a weak tunnel coupling regime where the Coulomb blockade diamonds are very well established (Figure 3 (d) lower panel) . Tuning the tunnel coupling between strong and weak coupling regimes in atomic devices is an essential capability: e.g. for simulating nonlocal coupling effects in frustrated systems. Probe-based atom scale fabrication is acutely demanding on tip sharpness and stability for both atomic precision lithography and atomic resolution imaging. Having demonstrated atom scale control of the tunnel coupling, we now take an additional step to characterize the junction resistance difference in a pair of nominally identical tunnel junctions in SET-G, where both the tunnel gaps have irregular edges and the tunnel gap distances are less well-defined when compared with the tunnel gaps in the other SETs, representing a lower bound of controllability among the SET devices in this study. Characterizing individual junction resistances in an SET requires transport measurements at lower temperatures and finite source-drain bias. 22 We present the measured charge stability diagram and finite bias Coulomb oscillations in Figure 4 (a) and (b). In Figure 4 (b) , the Coulomb oscillation peaks are asymmetric across the gate voltage. For positive drain-source bias, at the leading edge of the Coulomb oscillation peak of ↔ + 1 transition, the island spends most of the time unoccupied ( ). So, the total tunneling rate is limited by tunneling from the source to the island, and thus the total tunneling resistance is dominated by . The other three cases are analogous. In equation 2, the gate and total capacitances, and are extracted from the measured Coulomb diamond dimensions in Figure 4 (a) (see Table S1 in the supplementary information). To estimate the drain and source tunneling resistances from the Coulomb oscillation peaks that are measured at finite temperatures (Figure 4 (b) ), we approximate the asymptotic slopes at the leading and trailing edges by fitting the leading and trailing slopes of the measured Coulomb oscillation peaks and average over a range of bias. (see Figure 4 (d)) We find a factor of approximately four difference in the source and drain tunneling resistances. Possible contributions to this resistance difference include atomic-scale imperfections in the hydrogen lithography of tunnel gaps, the randomness in the dopant incorporation sites within the patterned regions, and unintentional, albeit greatly suppressed, dopant movement at the atomic-scale during encapsulation overgrowth. From the exponential dependence in Figure 3 (c) , a factor of four corresponds to an uncertainty in the gap distance of only about half of a dimer row pitch distance, which represents the ultimate spatial resolution (a single atomic site on the Si (100) 2x1 reconstruction surface) and the intrinsic precision limit for the atomically precise hydrogen-lithography. In Figure 4 (d), we also plot the source and drain resistance values as a function of gate voltage. There is more significant gate modulation on the source junction resistance, but little or none on the drain junction resistance.
In summary, we have reported atomic scale control over the tunnel coupling in STM-patterned Si:P single electron transistors. By using the natural surface reconstruction lattice as an atomic ruler, we systematically varied the tunneling gap distances with atomic precision and demonstrated exponential scaling of tunneling resistance to the atomic limit. We characterized the tunneling resistance difference in a pair of nominally identical tunnel junctions that correspond to half a dimer row pitch difference in tunnel gap distances. These results are an important step towards atomic precision design and engineering of tunnel coupled nano-scale components needed for solid-state quantum computing and analog quantum simulation.
Methods
The Si:P single electron transistors (SETs) are fabricated on a hydrogen-terminated Si (100) ). Detailed sample preparation, UHV sample cleaning, hydrogen-resist formation, and STM tip fabrication procedures have been published elsewhere. 35, 36 The device geometry is defined using an STM tip in the low-bias (3~5 ) and high-current (15~50 nA) regime by selectively removing hydrogen atoms from the hydrogen passivated Si (100) surfaces. We then saturation-dose the patterned device regions with PH3 followed by a rapid thermal anneal at 350 ℃ for 1 min to incorporate the P dopant atoms into the Si surface lattice sites while preserving the hydrogen resist to confine dopants within the patterned regions. The device is then epitaxially encapsulated with intrinsic Si by using an optimized locking layer process to suppress dopant movement at the atomic-scale during epitaxial overgrowth. 16, 17 The sample is then removed from the UHV system and Ohmiccontacted with e-beam defined palladium silicide contacts. 19 Low-temperature transport measurements are performed using either a closed-cycle cryostat at a base temperature of 4 K or a dilution refrigerator at a base temperature of ~10 mK. For SET-B to SET-G, the zero-DC bias differential conductance ( 0 ) are measured using 0.1 mV AC excitation at 11 Hz. For SET-H and SET-I, 0 is numerically estimated from the measured DC charge stability diagrams. The gate leakage currents are on the order of ~10 pA or less within the gating range used in this study.
The theoretical analysis of the transport through SETs is based on an equivalent circuit model (see Figure 1 (d) ) under a constant interaction approximation. The analytical expressions regarding the equilibrium drain-source conductance in the main text are derived using the standard Orthodox theory under a two-state approximation. 24, 37 
Supplementary Information Modeling the Tunnel Barriers Using the WKB Method
We fit the measured tunneling resistance + as a function of the STM-patterned tunnel gap distance, , using the well-known Simmons' WKB formulation in the low-bias (linear response) regime. 31, 38 We adopt an ideal rectangular barrier shape ignoring the image force correction to the barrier potential when an electron approaches the dielectric barrier interface. The barrier height, , is defined as the energy difference between the electrode reservoirs' Fermi level and the conduction band minimum. We expect exponential dependence of the tunnel conductance on both the barrier height and barrier width, whereas a linear dependence on the tunneling cross-section area is expected. Therefore, the slight width variation among the fabricated tunneling junctions is assumed to have minor effects on the tunnel conductance. We assume a uniform electrical thickness = 2 for the STM-patterned device components. To account for the finite electron density extension beyond the hydrogen-lithography patterns in the lateral directions, we add a uniform lateral seam, , to the device patterned. We adopt an averaged width of = 12
as the STM-patterned junction width. Therefore, the electrical junction width and the electrical junction gap distance are expressed as ( + 2 ) and ( − 2 ) respectively. ( + 2 ) represents the electrical tunnel junction cross-sectional area. The lateral seam width, , and the rectangular tunnel barrier height, , are treated as fitting parameters. The WKB tunneling resistance, , in the low-bias regime is expressed in Equation S1. 31 , 38
Where ℎ is Plank's constant, is the charge of a single electron, and * is the effective mass of the conducting electrons. Conductivity in the degenerately -doped Si:P electrodes is assumed to be dominated by the lowest energy sub-bands, with effective mass * = 0.21 as measured by Miwa et al. using direct spectroscopic measurement in blanket -doped Si:P layers, 39 where is the free electron mass. We point out that, at a given barrier height , the dependence of WKB tunneling resistance, , on the gap distance, , deviates from an ideal exponential behavior, especially at small gap distances, due to the pre-factor in front of the exponential term in Equation S1.
Comparison between the Measured and Simulated Capacitances in STM-patterned SET Devices
Capacitance modeling of STM-patterned Si:P devices has demonstrated success in accurately predicting the device electrostatics down to the atomic scale. 29 Table S1 compares the experimentally observed SET capacitances and the simulated capacitances, where the device components are treated as metallic sheets in the shape of the "electrical geometry" of the device. 29, 40 A uniform electrical thickness of z=2 nm in the z-direction is assumed for both the Simulation 1 and Simulation 2. No lateral electrical seam is added to the hydrogen lithography pattern in Simulation 1. The simulated capacitances from Simulation 1 agree poorly with the measured capacitances. In Simulation 2, a lateral electrical seam width of 3.1 nm from the WKB tunneling resistance fit is added to the STM-patterned device geometry, which significantly improves the agreement between the simulated and measured capacitances. Table S1 . The experimental and simulated charging energy and capacitances of SET-G. The experimental capacitances are extracted using the height and width of the measured Coulomb diamonds (Figure 4 (a) ) as well as the slopes of the positive and negative diamond edges. 22 The uncertainties result from the experimental determination of the Coulomb diamond dimensions from the measured charge stability diagrams while extracting the experimental capacitances. The capacitance simulation is carried out using a finite-element 3D Poisson solver, FastCap. 41, 42 Quantifying Individual Junction Resistances in a Metallic SET Following the well-established Orthodox theory for a metallic SET, 25 the tunneling resistance across the individual tunnel barriers can be extracted from the peak shapes of Coulomb oscillations in . In this section, we derive the explicit expressions in Equation 2 of the main text using an analytical model that was first proposed by Inokawa and Takahashi. 37 The tunneling probability through an SET is determined by the change in the SET's Helmholtz's free energy = − , where is the total electrostatic energy stored in the system and is the work done by voltage sources, due to a single electron tunneling event. Following the constant interaction model in a metallic regime (See Figure 1 (d) in the main text) , the change in when an electron tunnels from the source/drain electrodes to the island and transitions the number of excess electrons on the island from to + 1 can be expressed as ∆ , +1, = − , + ( ), where , and ( ) are the chemical potential of the source/drain leads and an SET island with excess electrons.
In the zero-temperature limit, = 0 , the tunneling rates can be expressed using Fermi's golden rule. Where Θ( ) is a unit step function. For simplicity, we have assumed the single electron tunneling events to be elastic without electromagnetic interactions between the tunneling electron and the environmental impedance. 43 In an equilibrium condition, the stationary occupancy probability, ( ), of the SET island (with excess electrons) can be derived by requiring ( )/ = 0 in a steady state master equation 22 and obtaining ( )( +1, + +1, ) = ( + 1)( , +1 + , +1 ). At low-temperatures where ≪ , only the two most-probable charge states dominate the SET island occupancy at a given bias. Adopting a two-state approximation, 
Equation S3
Using the expression of ( ) the constant interaction model, 10 we have, To estimate the drain and source tunneling resistances from the Coulomb oscillation peaks that are measured at finite temperatures, we approximate the asymptotic slopes at the leading and trailing edges by fitting the leading and trailing slopes of the measured Coulomb oscillation peaks.
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